Abstract
Introduction
With continued scaling of device features and interconnect dimensions down to deep-sub-micron and nanometer range, interconnects are becoming the limiting factor for performance and reliability in many system-on-chip (SoC) designs. Since the overall chip dimensions continue to increase with increasing system complexity, interconnects ~ especially the long-distance connections between various system blocks on chip -tend to get longer. At the same time, wire width and wire separation continue to drop while their cross-sectional area is scaled down at a slower rate to prevent resistance values increase dramatically. This ongoing trend of controlling the RC delay, combined with the faster riselfall times and longer wires, makes the inductive part of the wire impedance become comparable to its resistive part [l]. Thus, inductive effects, and more specifically, mutual inductive coupling between neighboring wires, become non-negligible in recent VDSM technologies. In this paper, we explore inductive coupling effects between neighboring parallel wires using a simple, physically-based equivalent circuit model, and we propose simple generic interconnect architecture to reduce cross-talk noise due to capacitive and inductive coupling between the interconnects. The proposed differential design and twisted-pair layout strategy is shown to reduce the observed cross-talk noise by about 60 dB in certain cases. This approach could prove to be a very suitable solution for the design of long high-speed bus lines that link various system sub-blocks on chip, achieving very low, predictable delays and noise levels even at very high switching speeds. 
On-Chip Interconnects
The classical approach for modelling on-chip interconnects is based on the assumption that the wire loads are mainly capacitive and lumped. In most cases, however, the load conditions imposed on the interconnection line are far from being simple. The line, itself a three-dimensional structure in metal (aluminium wires and tungsten vias), usually has a non-negligible resistance in addition to its capacitance. The (lengthlwidth) ratio of the wire usually dictates that the parameters are distributed, making the interconnect a true transmission line. Also, an interconnect is rarely isolated from other influences. In realistic conditions, the interconnection line is in very close proximity to a number of other lines, either on the same level or on different levels. The capacitiveiinductive coupling and the signal interference between neighboring lines should also be taken into consideration for an accurate estimation of delay.
In general, if the time of flight across the interconnection line (as determined by the speed of light) is much shorter than the signal riseifall times, then the wire can he modelled as a capacitive load, or as a lumped or distributed RC network. If the interconnection lines are sufficiently long and the rise times of the signal waveforms are comparable to the time of flight across the line, then the inductance also becomes important, and the interconnection lines must be modelled as transmission lines. Figure 1 shows the simplified cross-section of two parallel interconnect lines, together with one segment of the distributed RLCM network that represents the resistiveicapacitiveiinductive loads as well as the capacitive and inductive coupling between the lines (also called the PEEC model,
The inductive effects mainly manifest themselves as the overshooting and undershooting of the signal edges, switching noise due to Ldiidt voltage drop, and the long-range coupling. However, most ofthe techniques which have been used in order to reduce noise on wires, like shielding, increasing metal-to-metal spacing and etc., are more suitable for countering capacitive effects.
The capacitive coupling and the resulting capacitive cross-talk noise between neighboring wires are relatively well studied and understood. The capacitive cross-talk noise can be easily reduced by introducing a shield between the aggressor line and the victim line, because electric fields are terminated on the neighboring metallic nodes. However, the same is not necessarily true for the magnetic fields, which may extend well beyond the aggressor nodes. Therefore, the definition of the return path is very critical in determining the inductance of a wire. In the following, we demonstrate how the capacitive noise and the inductive noise can be suppressed significantly by applying a simple, repetitive interconnect pattern (structure) at the layout level. PI).
Inductive Coupling Basics
Our first assumption is that we use two parallel traces for each signal line; driven in true differential mode: while one of the input nodes ofthe line is making a low-to-high transition, its complementary input node is making a high-to-low transition. Clearly, it requires gates (or line drivers) with two complementary outputs and also, differential receivers.
Using low-voltage swing differential signaling already offers a range of advantages: faster circuits, less crosstalk susceptibility, reduced power consumption and reduced electro-magnetic interference (EMI). All these benefits are mainly due to the fact that the differential driver needs to drive a load only to a few hundreds of millivolts, compared to a few volts depending on the technologyused. Therefore, differential drivers are much smaller compared to singleended drivers, which results in smaller change of current in time, followed by significant reduction of inductive noise [3] . Still, the use of full differential signaling is not capable of eliminating the inductive crosstalk between lines.
To allow a perfect cancellation of coupled magnetic and electric field components between two parallel adjacent lines, we consider using twisted differential line (TDL). The benefits of using twisted lines on printed circuit boards (PCB) are already studied and well-known [4] . Twisted line interconnect architectures have been proposed earlier for on-chip connections as well [4] [5], but the systematic application of this structure together with full-differential signaling has not been studied or analyzed yet.
To start the theoretical modeling, first consider an interconnect segment (a) with a current i,, and the magnetic field generated by this wire segment (aggressor loop, Figure 2 ).
, - The strength of the magnetic field generated by the aggressor loop is proportional to the current i,. The direction of the magnetic field is determined by the direction of the current i, [7] .
The the magnetic flux @ in loop (b) caused by (a) can be calculated using the following: 
+ @,(induced) = -

E a 4 Analysis of The TDL Structure
Now, assume that two adjacent differential signal lines are formed as shown in the Figure 3 . In this figure, the length of lines between two twisting sections is assumed to be much larger than the distance between the differential pairs. Since the fields BI and Bz are generated by the same current magnitude (ia) but with opposite polarity, their strength (magnitude) is equal. Hence:
This means that the amount of induced voltages on the victim loop will cancel out each other for any two adjacent twisted sections, as shown in Figure 3 .
Also note that in the proposed arrangement (offset twisted differential line), there is no fundamental difference between the aggressor and the victim line -i.e., the roles are completely reversible, and the cancelling effect would be observed in that case, as well. Now, the phenomenon of inductive crosstalk noise cancellation can also be described by using the coupled PEEC models for the two differential lines. To Note that the polarity of the voltage induced by one inductor (L) on an adjacent inductor is determined by the relative location of the dots and by the current directions. At It can be seen that the voltage induced by each partial inductor will be cancelled out by the voltage (same magnitude, reverse polarity) induced on the neighboring segment. Also note that this is true for all line segments (even for those located further apart) and not just the closest ones.
Furthermore, it can be shown easily that the offset TDL structure is similarly effective for the cancellation of capacitive coupling between the adjacent line pairs.
Simulation Results
To demonstrate the effectiveness of the proposed approach, a series of detailed transient simulations were made assuming a TDL segment with a length of 500~m, with line width of 0.6pm, line separation of 0 . 6~m and metal thickness of 925nm. The wires are located on the Metal-3 level, resulting in a total height of 3.750pm from the ground plane. It is assumed that the line pair is periodically twisted at an interval length of 10pm. The twisted line segments were modeled using the full PEEC model (as shown in Fig conditions and using the same geometry. It can be seen clearly here as well that the TDL approach results in dramatically lower crosstalk noise. Under certain conditions, the reduction of crosstalk noise can he in the order of 60 dB. The maximum magnitude of the crosstalk noise signal on the victim line pair remains typically less than ImV. It was also determined that the additional via resistance that are associated with the TDL structure do not significantly influence the results. With a typical via resistance of 1.2G per via, the magnitude of the noise signal increases to about 3mV, which is still much lower than the noise on the straight line. ." 
Conclusions
In this paper, we present a fully differential, offset twisted interconnect structure that is capable of reducing the crosstalk noise between adjacent line pairs by as much as 60 dB. The effectiveness of the proposed interconnect architecture is demonstrated with detailed simulation results. This approach could he applied very early and efficiently to construct highly noise-tolerant, on-chip high-speed bus structures for SOC.
